HomeEverythingEducationTV
Equities & FundsCrypto & Digital AssetsAI & TechnologyBusiness & CorporateUS Politics & PolicyGeopolitics & Global RiskMacro, Rates & FXCommodities & EnergyEuropean Politics & MarketsAsia-PacificReal Estate & Property
Story archiveAll categories
← All Stories

Rapidus and Cadence partner on AI agent chip design tools

Created at 17 Jul · 3:11 PM1 source↑ Market-relevant
IN SHORT

Japanese chipmaker Rapidus and U.S. software company Cadence are collaborating to integrate agentic artificial intelligence into advanced system-on-chip design workflows. The partnership aims to accelerate chip design processes and improve engineering productivity.

✉Newsletter

PiQ Daily

Pick your topics. Get only what matters, on your cadence.

Key Numbers

2nmgate-all-around process technology
2027target for Rapidus mass production

Who's Involved

Rapidus
Japanese chipmaker partnering on AI chip design tools
Cadence Design Systems, Inc.
U.S. software company collaborating on AI chip design tools
Atsuyoshi Koike
President of Rapidus
Rapidus and Cadence partner on AI agent chip design tools

↳ Why This Matters

This collaboration is crucial for Rapidus as it seeks to establish itself in the competitive advanced semiconductor manufacturing market. By accelerating design cycles with AI, Rapidus aims to enhance its customer offering and overcome potential production and qualification risks ahead of its 2027 commercial target.

Key facts

  • Rapidus and Cadence are partnering to integrate agentic AI into chip design workflows.
  • The collaboration aims to accelerate the design of advanced system-on-chip (SoC) products.
  • Rapidus is targeting up to a twofold improvement in design turnaround time.
  • The integration connects Rapidus's Raads with Cadence's InnoStack AI Super Agent.
  • The tools will cover digital implementation and signoff processes for 2nm gate-all-around technology.

Japanese chipmaker Rapidus and U.S. software company Cadence have announced a partnership to integrate agentic artificial intelligence into advanced system-on-chip (SoC) design workflows. The collaboration aims to accelerate chip design processes and enhance engineering productivity, particularly for Rapidus's 2nm gate-all-around technology.

The partnership connects Rapidus's AI-Agentic Design Solutions, known as Raads, with Cadence's InnoStack AI Super Agent. This integration is designed to streamline digital implementation and signoff, with Rapidus targeting an improvement of up to twofold in design turnaround time. The companies are extending their previous work on reference flows and intellectual property to orchestrate workflows across the entire design lifecycle.

Rapidus has introduced Raads Navigator and Raads Indicator to bolster design quality assurance and assist engineers in identifying and resolving design issues. These capabilities will be integrated with the Cadence InnoStack AI Super Agent, which manages specialized agents for tasks ranging from synthesis and physical placement to timing, power, and area optimization, as well as signoff analysis and engineering change order execution.

The commercial objective is to reduce the waiting times, rework, and manual coordination that often occur when design teams transition between architectural targets, implementation constraints, verification results, and signoff requirements. This agentic approach allows for more extensive experimentation than human teams could typically manage, with the underlying results still relying on trusted electronic design automation tools and subject to engineering review.

Rapidus is aiming to strengthen its customer proposition in the advanced foundry market, where technical fabrication alone is insufficient. Customers require comprehensive support, including process design kits, qualified intellectual property, dependable verification, and signoff-ready design flows. Rapidus's IIM-1 facility in Chitose, Hokkaido, began operating its pilot line in April 2025, with mass production targeted for 2027.

Frequently asked questions

The partnership aims to integrate agentic artificial intelligence into advanced SoC design workflows to accelerate chip design and improve engineering productivity.

The collaboration involves Rapidus's AI-Agentic Design Solutions (Raads) and Cadence's InnoStack AI Super Agent, focusing on 2nm gate-all-around process technology.

Rapidus is targeting an improvement of as much as twofold in design turnaround time.

Rapidus is targeting mass production in 2027.

What Happens Next

01Rapidus and Cadence will integrate Raads Navigator and Raads Indicator with the Cadence InnoStack AI Super Agent.
02The companies will continue to develop and refine agentic AI tools for advanced SoC design.

Get the newsletter.

Pick the topics you actually care about. We'll email when there's news worth your time, on the cadence you choose. Cancel any time from your account.

Cadence

How It Developed

Rapidus and Cadence announced a collaboration on agentic AI tools for chip design.
The partnership integrates Rapidus AI-Agentic Design Solutions (Raads) with Cadence InnoStack AI Super Agent.
The goal is to improve design turnaround time by up to twofold and increase engineering productivity.
The integration extends to workflow orchestration across the entire design lifecycle.
Rapidus has introduced Raads Navigator and Raads Indicator for design quality assurance.
The InnoStack platform coordinates specialized agents for digital implementation and signoff.

Sources

T1
Japan's Rapidus partners with Cadence on AI agent chip design toolsNikkei Asia
T2
Rapidus and Cadence target faster 2nm SoC design through agentic AIbusiness-news-today.com

Related Stories

Olympus envisions robotic future for endoscopy procedures
17 Jul · 5:31 AM
Carrington Mortgage Services partners with Kastle for AI agents
16 Jul · 6:11 PM
AI inference startup General Compute secures $400 million loan backed by chips
17 Jul · 12:16 PM
Chinese AI chipmakers forecast significant sales amid demand surge
17 Jul · 6:21 AM
Xi promotes AI cooperation for developing nations at Shanghai forum
17 Jul · 3:21 AM